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Compared with class-AB audio amplifier, Class-D audio amplifier has relatively 
high THD+N. As to this problem, this paper represents a double-side modulation 
topology, so the system improves common mode rejection ratio and achieves smaller 
distortion. Moreover, it doubles the output swing and makes output filter not a 
necessity  
To solve the THD problem of class-D audio amplifier, the circuit uses differential 
topology, integrator in circuit is differential, and it outputs two audio signals which 
have invert phase. The number of PWM modulators and dive circuit are changed from 
one to two, so that the system can process the two audio signals which have invert 
phase. Moreover, fully differential structure reduces the chip area. We use H-bridge as 
output power structure, because of the low power consumption on the power switches, 
the system has high efficiency; Preamplifier’s pass band is designed to fit the audio 
band, filtering frequency that is not in the audio band; The chip integrates AGC 
function to adjust gain automatically, when audio signal exceeds its power limits, it 
will avoid distortion of the signal, by which we can improve audio quality and also 
protect speaker from damage at high power levels; By reasonably setting dead time of 
the power MOS, it can avoid huge current through power MOS, otherwise that will 
cause deadly damage to the power MOS; The chip also integrates thermal and 
Over-Current protections with Auto-Recovery. 
With CSMC 0.5um standard CMOS process, we finish all the design and 
simulation in detail of the whole circuit (on Hspice and Spectre in Cadence), the 
layout (on Virtuoso in Cadence), the process and evaluation. The device is able to 
provide 3.2W power into a 4Ω speaker and 2W power into an 8Ω speaker under 
5.5V power supply, and its efficiency can archive 90% , THD+N is as low as 0.025%. 
Besides, OTP, OCP and AGC work as what we expect. The device has a competitive 
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